

General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

PROGRESS REPORT

October 1, 1980 - March 31, 1981

**"A Study of Real-Time Computer Graphic
Display Technology for Aeronautical
Applications"**

NASA Research Grant NSG - 1355

S.A. Rajala

**North Carolina State University
Department of Electrical Engineering
Raleigh, N.C. 27650**

April 30, 1981



**(NASA-CR-164221) A STUDY OF REAL-TIME
COMPUTER GRAPHIC DISPLAY TECHNOLOGY FOR
AERONAUTICAL APPLICATIONS Progress Report,
1 Oct. 1980 - 31 Mar. 1981 (North Carolina
State Univ.) 67 1 HC A04/MF A01 CSCI 09B G3/61 42138**

N81-22727

**Unclass
42138**

APPENDIX A

I. Introduction

The primary goal of the research conducted under this grant has been and will continue the design and implementation of hardware and software for real-time computer graphic displays for cockpits. The main emphasis of the past six month period has been the development, simulation and testing of an algorithm for anti-aliasing vector drawings.

II. Anti-aliasing of Vector Drawings

Of great interest to the users of raster graphic display devices, in the removal of the adverse effects of spatial sampling. The pseudo-anti-aliasing line drawing algorithm we propose is an extension to Bresenham's algorithm for computer control of a digital plotter [1]. While retaining the salient features of the original algorithm, the new algorithm does not reproduce a line as a sequence of disjoint line segments. The new algorithm produces a series of overlapping line segments where the display intensity shifts from one segment to the other in this overlap (transition region). True anti-aliased lines can be considered as having an overlapping behavior as well, but in these lines the rate of intensity shift and therefore the length of the overlap is a function of the slope of the true line. In this algorithm the length of the overlap and the intensity shift are essentially constants because the purpose of the transition region is an aid to the eye in integrating the segments into a single smooth line.

The anti-aliasing algorithm retains the following important features of Bresenham's algorithm:

I. Introduction

The primary goal of the research conducted under this grant has been and will continue the design and implementation of hardware and software for real-time computer graphic displays for cockpits. The main emphasis of the past six month period has been the development, simulation and testing of an algorithm for anti-aliasing vector drawings.

II. Anti-aliasing of Vector Drawings

Of great interest to the users of raster graphic display devices, in the removal of the adverse effects of spatial sampling. The pseudo-anti-aliasing line drawing algorithm we propose is an extension to Bresenham's algorithm for computer control of a digital plotter [1]. While retaining the salient features of the original algorithm, the new algorithm does not reproduce a line as a sequence of disjoint line segments. The new algorithm produces a series of overlapping line segments where the display intensity shifts from one segment to the other in this overlap (transition region). True anti-aliased lines can be considered as having an overlapping behavior as well, but in these lines the rate of intensity shift and therefore the length of the overlap is a function of the slope of the true line. In this algorithm the length of the overlap and the intensity shift are essentially constants because the purpose of the transition region is an aid to the eye in integrating the segments into a single smooth line.

The anti-aliasing algorithm retains the following important features of Bresenham's algorithm:

Implementation of a Simple Anti-aliasing Algorithm

This is a brief description of an implementation of our new anti-aliasing line plotting algorithm for a 512x512 raster display. The purpose of this document is to explain how the original Bresenham algorithm was modified for anti-aliasing.

Because the line plotting routine places pixel codes in a frame buffer, the intensity information which will be used in the discussion of the algorithm will refer to the two low order bits of each pixel. Full intensity, white, pixels will have 11 as their low order bits. Black pixels will have 00 as their low order bits, and the algorithm calls for two intensities which represent two steps from black to white. The brighter of these two is the intermediate intensity (referred to as 66% in the program comments) and has 10 as its low order bits. The last intensity is the minimum intensity (33%) which has 01 as its low order bits. This numbering scheme allows the high order bits to represent color and allows new pixels to be ORed into memory. The possibility of accidentally converting an intermediate pixel to a full intensity pixel by this ORing process and the visual effect this causes is so slight, that the use of additional bits or additional code to prevent this should not be considered.

Three program variables, FULL, IMED and IMIN, set prior to time generation, usually represent the full, intermediate (66%) and minimum (33%) intensities, respectively. IMIN will in one case (covered later) be set to the intermediate (66%) value; this is the only exception.

There are three constants used in the algorithm; these should be powers of two since they are used in multiplies and

should be implemented as shifts. The first constant is the number of pixels in the overlaps of the axial time segments (stairsteps) generated by the Bresenham algorithm. This lap constant (denoted LAPCON (1) in the program listings) is used for lines which are constructed primarily of axial moves. These axial lines form an angle less than $\tan^{-1}(.5)$ with a vector aligned with the M1 move and are will execute an M1 move first (they have a negative initial decision variable). The second constant, also a lap constant (LAPCON (2)), is used to set a long overlap used on axial lines which form very shallow angles with the M1 axis. These lines have long runs of M1 moves and the longer overlap enhances their appearance, giving a better approximation of the true line. The lines using the second lap constant have a large difference in their Δa and Δb values (see Bresenham). The last constant (denote RATIO, and referred to as the aspect ratio) determines how great the difference between Δa and Δb must be to use the second lap constant. The following values are normally used for these constants:

Lap constant one	=	4 (pixels)
Lap constant two	=	16 (pixels)
Aspect ratio	=	32

If these constants are changed, their relative magnitudes must remain the same, that is, RATIO must be the largest and lap constant one must be the smallest and at least equal to two.

Execution of the algorithm begins with the normal computations used in Bresenham's algorithm. The octant is established, the M1 and M2 moves are set, Δa and Δb are set, and the initial value of the decision variable, v_1 (referred to as delta), is computed.

The next computations are set two test variables used to position the overlaps, set the actual intensities to be used, and in some cases change the value of Bresenham's delta. The two test variables (denoted ANTI2 and ANTI1) are used to locate the transition region's (overlap's) starting and midpoints, respectively. When the algorithm initially enters the transition region, it produces the overlap by outputting a minimum intensity in the M2 direction; it makes the M1 move; and puts out an intermediate intensity. At the midpoint, an intermediate intensity is used in the M2 direction and a minimum intensity in the M1 direction. Because the transition region is divided into two equal parts, after the computation of the midpoint test value (ANTI1), the start point test value (ANTI2) is always set equal to twice the midpoint value (a shift left of one).

After the full (FULL) and intermediate (IMED) values are set using their respective parameters, the initial decision variable, delta (DELTA) is checked for a non-negative value. If delta is greater than or equal to zero, then the line is of a diagonal type (it will contain only singular M1 moves, if any). For these types of lines, ANTI1 is set to its minimum value, $-2\Delta b$, and the minimum intensity is set to the value of the intermediate parameter (66%). Processing then proceeds to the setting of ANTI2 and the generation of pixels.

For axial type lines, a series of three cases are checked to set ANTI1. First Δa is checked to see if it is greater than or equal to the aspect ratio (RATIO) times Δb . If it is, then ANTI1 is set to minus the long lap constant (LAPCON(2)) times Δb . If this first test fails, then ANTI1 is set to minus the first lap constant (LAPCON(1)) times Δb ; this value of ANTI1 is

ANTI1 is now compared with the initial delta computed by the Bresenham algorithm. If ANTI1 is less than delta, it is set to its minimum value, $-2\Delta b$. Now that ANTI1 is set, the minimum (IMIN) intensity is set to the value of its parameter (33%). Next, ANTI1 is added to delta (DELTA) to shift the laps in axial type lines for symmetry. After ANTI2 is set, the generation of pixels can begin.

The initial value of delta is compared to ANTI2, if it is less than ANTI2 then the first pixel of the line is output at full intensity. Otherwise, the pixel is output at the intermediate level.

A count is now initialized using the Δa value and is decremented each time M1 or M2 loop is executed. As indicated by Bresenham, this value (Δa) is the number of moves necessary to generate the line. When the count reaches zero, line generation is complete. Comparing the current position with the true line endpoint will not always work. Although the endpoint will be output by the algorithm, it may be in a lap and never actually coincide with the position datum.

Line generation begins now with the same loop (M1 or M2) that it would for Bresenham's algorithm and will proceed until the count (mentioned above) reaches zero. The M2 loop is exactly the same as it is for the Bresenham algorithm with pixels output at full intensity. The M1 loop contains the additional code for anti-aliasing.

When the M1 loop is entered, delta is compared with ANTI2. If delta is less than ANTI2, then the M1 loop performs exactly as specified by Bresenham and output a new pixel at full intensity. Since delta is usually less, the test instruction

is generally the only new instruction executed. The FORTRAN listing of the algorithm uses a slightly different M1 loop to keep track of position, but the result is the same.

If delta is greater than or equal to ANTI2, it is compared with ANTI1. If it is less than ANTI1, then the following sequence takes place. First a pixel of minimum intensity is output using the current (not updated) position plus the M2 move as its location. Then the position is updated with the M1 move and usual pixel is output but with an intermediate intensity. The loop completes execution by updating delta as specified by Bresenham. If delta is greater than or equal to ANTI1, then exactly the same sequence of operations takes place, except that the first pixel output has an intermediate intensity and the second has a minimum intensity.

Reference.

- [1] J.E. Bresenham, "Algorithm for Computer Control of a Digital Plotter," IBM System J. 4, 1965.

```

0001      SUBROUTINE DRAWO(STARTX, STARTY, ENDX, ENDY)
C*****
C
C      LINE PLOTTING ROUTINE USING STANDARD BRESENHAM ALGORITHM
C      - THIS SUBROUTINE DOES NOT DO ANY ANTIALIASING AND
C      ANY COMMENTS PERTAINING TO THAT MAY BE IGNORED. IT
C      GENERATES ONLY FULL INTENSITY PIXELS (INTENS(1)).
C*****
C
C      CALL PARAMETERS
C
C      STARTX, STARTY = X & Y COORDINATES OF LINE START POINT
C      ENDX, ENDY     = X & Y CORRGINATES OF LINE END POINT
C*****
0002      IMPLICIT INTEGER*2(A-Z)
0003      COMMON RATIO, LAPCON(2), INTENS(3), FRAME(512, 512), DIAG
C*****
C
C      COMMON BLOCK PARAMETERS
C
C      FRAME      = PICTURE ARRAY
C      INTENS      = INTENSITY TABLE (VALUES AS FOLLOWS)
C                   1 = FULL INTENSITY PIXEL CODE
C                   2 = 66% INTENSITY PIXEL CODE
C                   3 = 33% INTENSITY PIXEL CODE
C      RATIO      = ASPECT RATIO FOR ANTIALIASING ROUTINE, USED TO
C                   DETERMINE SHALLOW AND STEEP (NEAR 45 DEG.) LINES
C                   WHICH USE A LONGER LAP (SEE LAPCON)
C      LAPCON     = PIXEL LAP CONSTANT TABLE, USED TO SET THE NUMBER
C                   PIXELS IN THE TRANSITION (LAP) REGION (VALUES AS
C                   FOLLOWS)
C                   1 = STANDARD LAP (INTERMEDIATE SLOPE LINES)
C                   2 = LONG LAP (FOR SHALLOW AND STEEP LINES)
C*****
C*****
C
C      COMPUTE DELTA X AND Y AND SETUP OCTANT
C*****
0004      DELX = ENDX - STARTX
0005      DELY = ENDY - STARTY
0006      DELXY = IABS(DELX) - IABS(DELY)
C      OCTANT 1 OR 2
0007      IF (DELX GE 0 AND DELY GE 0) THEN
0008          M2X = 1
0009          M2Y = 1
C      OCTANT 1
0010      IF (DELXY GE 0) THEN
0011          DELA = DELX
0012          DELB = DELY

```


RAWO

```
0013                                M1X = 1
0014                                M1Y = 0
      C  OCTANT 2
0015                                ELSE
0016                                DELA = DELY
0017                                DELB = DELX
0018                                M1X = 0
0019                                M1Y = 1
0020                                END IF
      C  OCTANT 3 OR 4
0021                                ELSE IF (DELX.LT.0 .AND. DELY.GE.0) THEN
0022                                M2X = -1
0023                                M2Y = 1
      C  OCTANT 4
0024                                IF (DELXY.GE.0) THEN
0025                                DELA = -DELX
0026                                DELB = DELY
0027                                M1X = -1
0028                                M1Y = 0
      C  OCTANT 3
0029                                ELSE
0030                                DELA = DELY
0031                                DELB = -DELX
0032                                M1X = 0
0033                                M1Y = 1
0034                                END IF
      C  OCTANT 5 OR 6
0035                                ELSE IF (DELX.LT.0 .AND. DELY.LT.0) THEN
0036                                M2X = -1
0037                                M2Y = -1
      C  OCTANT 5
0038                                IF (DELXY.GE.0) THEN
0039                                DELA = -DELX
0040                                DELB = -DELY
0041                                M1X = -1
0042                                M1Y = 0
      C  OCTANT 6
0043                                ELSE
0044                                DELA = -DELY
0045                                DELB = -DELX
0046                                M1X = 0
0047                                M1Y = -1
0048                                END IF
      C  OCTANT 7 OR 8
0049                                ELSE
0050                                M2X = 1
0051                                M2Y = -1
      C  OCTANT 8
0052                                IF (DELXY.GE.0) THEN
0053                                DELA = DELX
0054                                DELB = -DELY
0055                                M1X = 1
0056                                M1Y = 0
      C  OCTANT 7
0057                                ELSE
0058                                DELA = -DELY
0059                                DELB = DELX
```

DRAWO

```
0060                                MIX = 0
0061                                MIY = -1
0062                                END IF
0063                                END IF
C*****
C
C      SETUP LINE DRAWING ALGORITHM
C
C*****
C  SET UP CONSTANTS
0064      DEL2B = 2*DELB
0065      DEL2AB = 2*(DELB - DELA)
0066      DELTA = DEL2B - DELA
0067      OLDX = STARTX
0068      OLDY = STARTY
0069      FULL = INTENS(1)

C*****
C
C      DIAGNOSTIC ROUTINE
C
C*****
0070      IF (DIAG.GT.0) THEN          ! IN DIAGNOSTIC MODE
0071          WRITE(6,2030)
0072      2030      FORMAT(' DRAWO SUBROUTINE - STANDARD BRESENHAM')
0073          WRITE(6,2032) DELA,DELB,DELTA
0074      2032      FORMAT(' A=',I4,' B=',I4,' DELTA=',I5)
0075      END IF
C*****

C*****
C
C      DRAW THE LINE
C
C*****
C  OUTPUT THE STARTING POINT
0076      FRAME(OLDX,OLDY) = FULL
C  DRAW THE REMAINDER OF THE LINE
0077      100      IF (DELA.GT.0) THEN          ! DELA = NO. OF POSITIONS IN LINE
0078          IF (DELTA.LT.0) THEN
C      M1 MOVE
0079              OLDX = OLDX + MIX
0080              OLDY = OLDY + MIY
0081              FRAME(OLDX,OLDY) = FULL
0082              DELTA = DELTA + DEL2B
0083          ELSE
C      M2 MOVE
0084              OLDX = OLDX + M2X
0085              OLDY = OLDY + M2Y
0086              FRAME(OLDX,OLDY) = FULL
0087              DELTA = DELTA + DEL2AB
0088          END IF
0089          DELA = DELA - 1          ! DECREMENT POSITION COUNT
0090          GOTO 100
0091      END IF
```

DRAWO

C
C
C

LINE DRAWING COMPLETED

0092
0093

RETURN
END

```

0001      SUBROUTINE DRAW1(STARTX, STARTY, ENDX, ENDY)
C *****
C
C      LINE PLOTTING ROUTINE USING ANTIALIASING BRESENHAM ALGORITHM
C      DEVELOPED BY E. J. DUNNING. THIS ROUTINE USES THE SIMPLE
C      VERSION OF THE ANTIALIASING ALGORITHM WHICH ONLY CREATES
C      TRANSITION REGION LAPPING ON LINES WHICH ARE PRIMARILY
C      AXIAL IN NATURE. THESE LINES ARE IDENTIFIED BY A NEGATIVE
C      INITIAL DELTA VALUE. COMMENTS IN THIS ROUTINE PERTAINING
C      TO ANTIALIASING STEEP LINES MAY BE IGNORED. THE APPEARANCE
C      OF THE STEEP LINES IS ENHANCED, HOWEVER, BY THIS ROUTINE BY
C      USING 66% INTENSITY PIXEL VALUES IN THE M1 TRANSITIONS.
C
C
C      BY E JACK DUNNING
C *****
C
C      CALL PARAMETERS
C
C      STARTX, STARTY = X & Y COORDINATES OF LINE START POINT
C      ENDX, ENDY     = X & Y COORDINATES OF LINE END POINT
C *****
0002      IMPLICIT INTEGER*2(A-Z)
0003      COMMON RATIO, LAPCON(2), INTENS(3), FRAME(512, 512), DIAC
C *****
C
C      COMMON BLOCK PARAMETERS
C
C      FRAME      = PICTURE ARRAY
C      INTENS      = INTENSITY TABLE (VALUES AS FOLLOWS)
C                   1 = FULL INTENSITY PIXEL CODE
C                   2 = 66% INTENSITY PIXEL CODE
C                   3 = 33% INTENSITY PIXEL CODE
C      RATIO      = ASPECT RATIO FOR ANTIALIASING ROUTINE, USED TO
C                   DETERMINE SHALLOW AND STEEP (NEAR 45 DEG.) LINES
C                   WHICH USE A LONGER LAP (SEE LAPCON)
C      LAPCON     = PIXEL LAP CONSTANT TABLE, USED TO SET THE NUMBER
C                   PIXELS IN THE TRANSITION (LAP) REGION (VALUES AS
C                   FOLLOWS)
C                   1 = STANDARD LAP (INTERMEDIATE SLOPE LINES)
C                   2 = LONG LAP (FOR SHALLOW AND STEEP LINES)
C *****
C *****
C
C      COMPUTE DELTA X AND Y AND SETUP OCTANT
C *****
0004      DELX = ENDX - STARTX
0005      DELY = ENDY - STARTY
0006      DELXY = IABS(DELX) - IABS(DELY)
C      OCTANT 1 OR 2

```

DRAW1

```
0007             IF (DELX GE 0 AND DELY GE 0) THEN
0008                 M2X = 1
0009                 M2Y = 1
0010     C   OCTANT 1
0011             IF (DELXY GE 0) THEN
0012                 DELA = DELX
0013                 DELB = DELY
0014                 M1X = 1
0015                 M1Y = 0
0016     C   OCTANT 2
0017             ELSE
0018                 DELA = DELY
0019                 DELB = DELX
0020                 M1X = 0
0021                 M1Y = 1
0022             END IF
0023     C   OCTANT 3 OR 4
0024             ELSE IF (DELX LT 0 AND DELY GE 0) THEN
0025                 M2X = -1
0026                 M2Y = 1
0027     C   OCTANT 4
0028             IF (DELXY GE 0) THEN
0029                 DELA = -DELX
0030                 DELB = DELY
0031                 M1X = -1
0032                 M1Y = 0
0033     C   OCTANT 3
0034             ELSE
0035                 DELA = DELY
0036                 DELB = -DELX
0037                 M1X = 0
0038                 M1Y = 1
0039             END IF
0040     C   OCTANT 5 OR 6
0041             ELSE IF (DELX LT 0 AND DELY LT 0) THEN
0042                 M2X = -1
0043                 M2Y = -1
0044     C   OCTANT 5
0045             IF (DELXY GE 0) THEN
0046                 DELA = -DELX
0047                 DELB = -DELY
0048                 M1X = -1
0049                 M1Y = 0
0050     C   OCTANT 6
0051             ELSE
0052                 DELA = -DELY
0053                 DELB = -DELX
0054                 M1X = 0
0055                 M1Y = -1
0056             END IF
0057     C   OCTANT 7 OR 8
0058             ELSE
0059                 M2X = 1
0060                 M2Y = -1
0061     C   OCTANT 8
0062             IF (DELXY GE 0) THEN
0063                 DELA = DELX
```

DRAW1

```
0054          DELB = -DELY
0055          MIX = 1
0056          MIY = 0
0057      C   OCTANT 7
0058          ELSE
0059              DELA = -DELY
0060              DELB = DELX
0061              MIX = 0
0062              MIY = -1
0063      END IF
0064      END IF
0065      C*****
0066      C
0067      C   SET-UP LINE DRAWING ALGORITHM
0068      C
0069      C*****
0070      C   SET-UP CONSTANTS
0071          DEL2B = 2*DELB
0072          DEL2AB = 2*(DELB - DELA)
0073          DELTA = DEL2B - DELA
0074          OLDX = STARTX
0075          OLDY = STARTY
0076      C   SET-UP ANTIALIASING
0077          FULL = INTENS(1)
0078          IMED = INTENS(2)
0079          IF (DELTA.GE.0) THEN
0080              ! DIAGONAL TYPE LINES
0081              ANTI1 = -DEL2B
0082              ! DEFAULT VALUE
0083              IMIN = INTENS(2)
0084              ! SET MIN TO MED INTENSITY
0085              TYPE = 3
0086          ELSE
0087              ! AXIAL TYPE LINES
0088              IF ((RATIO*DELB).LE.DELA) THEN
0089                  ! SHALLOW AXIAL
0090                  ANTI1 = -LAPCON(2) * DELB
0091                  ! LONG LAP
0092                  TYPE = 1
0093              ELSE
0094                  ! STANDARD AXIAL
0095                  ANTI1 = -LAPCON(1) * DELB
0096                  ! STANDARD LAP
0097                  IF (DELTA.GE.ANTI1) ANTI1 = -DEL2B
0098                  ! MINIMUM TRANSITION REGION (LAP) LENG
0099                  TYPE = 2
0100              END IF
0101              IMIN = INTENS(3)
0102              ! STANDARD MINIMUM INTENSITY
0103              DELTA = DELTA + ANTI1
0104              ! CORRECT SYMMETRY
0105          END IF
0106          ANTI2 = ANTI1 * 2
0107
0108      C*****
0109      C
0110      C   DIAGNOSTIC ROUTINE
0111      C
0112      C*****
0113      IF (DIAG.GT.0) THEN
0114          ! IN DIAGNOSTIC MODE
0115          WRITE(6,2030)
0116          2030      FORMAT(' DRAW1 SUBROUTINE - ANTIALIAS ALG. NO. 1')
0117          WRITE(6,2032) DELA, DELB, DELTA, ANTI1, ANTI2, IMED, IMIN, TY
0118          2032      FORMAT(' A=', I4, ' B=', I4, ' DELTA=', I5, ' A1=', I5,
0119              * ' A2=', I5, ' MED=', I4, ' MIN=', I4, ' TYPE=', I2)
0120      END IF
```

```

C*****
C*****
C
C      DRAW THE LINE
C
C*****
C  OUTPUT THE STARTING POINT
0094      IF (DELTA.LT.ANTI2) THEN
0095          FRAME(OLDX,OLDY) = FULL
0096      ELSE
0097          FRAME(OLDX,OLDY) = IOR(FRAME(OLDX,OLDY),IMED)
0098      END IF
C  DRAW THE REMAINDER OF THE LINE
0099  100      IF (DELA.GT.0) THEN          ! DELA = NO. OF POSITIONS IN LI
0100          IF (DELTA.LT.0) THEN
C  M1 MOVE
0101              NEWX = OLDX + M1X
0102              NEWY = OLDY + M1Y
0103              IF (DELTA.LT.ANTI2) THEN
0104                  FRAME(NEWX,NEWY) = FULL
0105              ELSE IF (DELTA.LT.ANTI1) THEN
0106                  FRAME(NEWX,NEWY) =
*                      IOR(FRAME(NEWX,NEWY),IMED)
0107                  FRAME(OLDX+M2X,OLDY+M2Y) =
*                      IOR(FRAME(OLDX+M2X,OLDY+M2Y),IMED)
0108              ELSE
0109                  FRAME(NEWX,NEWY) =
*                      IOR(FRAME(NEWX,NEWY),IMIN)
0110                  FRAME(OLDX+M2X,OLDY+M2Y) =
*                      IOR(FRAME(OLDX+M2X,OLDY+M2Y),IMED)
0111              END IF
0112              OLDX = NEWX
0113              OLDY = NEWY
0114              DELTA = DELTA + DEL2B
0115          ELSE
C  M2 MOVE
0116              OLDX = OLDX + M2X
0117              OLDY = OLDY + M2Y
0118              FRAME(OLDX,OLDY) = FULL
0119              DELTA = DELTA + DEL2AB
0120          END IF
0121          DELA = DELA - 1          ! DECREMENT POSITION COUNT
0122          GOTO 100
0123      END IF
C
C  LINE DRAWING COMPLETED
C
0124      RETURN
0125      END

```

Appendix B

**MULTIPLIER ACCUMULATOR CARDS AND
COORDINATE TRANSFORMATIONS**

Alireza F. Faryar

Sarah A. Rajala

I. INTRODUCTION

The purpose of this report is a study of four previously built Multiplier Accumulator Cards (MAC) and their application to coordinate transformations. These cards are part of a real-time raster graphic display system used for generating raster graphic algorithms to be used in the cockpits of aircrafts. In this case the MAC will be used to perform coordinate transformations, such an example is illustrated in Figures 1 and 2. For real time operation this transformation must be very fast, and in Section II, it is shown that it can be done in 6.7 micro seconds. First, however, the hardware is discussed.

A. Multiplier Accumulator Cards Hardware:

These cards are powerful processing elements each containing a fast multiplier chip, a 32 bit ALU, input-output memories, and a microprogrammed controller. A simple block diagram is shown in Figure 3. In the following sections, different parts of the card and their performance are discussed.

1. Busing:

Communication with each card is provided via three different buses, Address bus, Data bus and System Function bus.

(a) Address bus:

The address bus is a 24 bit wide and is used as follows:

AB00 through AB07 provide addresses corresponding to X and Y when initial data is being written into the input memories. AB8 specifies if we are writing into X or Y memory. AB16 controls the state of the latches (B1 to B4). MPLOD-L set low lets B7, B8, C7, C8, D7 and D8 be loaded from the data bus. If every input to B12 is in the proper mode MPLOD-L will go low, when CLK goes high and if AB16 is high. AB18 and AB19 address specific cards as follows:

<u>AB 18-19</u>	<u>Address</u>	<u>Card No.</u>
00		0
01		1
10		2
11		3

AB21-AB23 are an enable signal to (B15)*.

(b) Data bus:

The data bus is 32 bit bus used as follows:

DB00-DB23 are used to:

- Load the counters B7, B8, C7, C8, D7 and D8 with initial addresses of X, Y, Z when a function is to be performed. A new address is provided to these counters whenever MPLOD-L goes low (as directed in (a)).
- If one is writing data into input memories, X and Y, MPLOD-L is high (latches are closed) and data are carried in through A1 to A8 bus drivers to the RAMS (this time this bus is providing input data).

* Chip number used in wiring diagram.

If a function is performed, the 32 bit output of Z memory is written on the entire 32 bit data bus, through A1-A8. The state of bus drivers A1-A8 is controlled by RDIM-H provided from (B14). When RDIM-H is high, the output of Z RAM is written on the bus. When it is low the data or the address on the bus is being read into the card.

(c) System Function bus:

The system function bus is a six bit bus consisting of:

Reset-Clock-F3-F2-F1-F0

F0,F1,F2 initialize micro-program counter through address memory (C12). This counter provides the address to the micro-program storage ROM's.

When F3 is low:

If AB8 = 0, AB16 = 0 input is being written into X RAM.

If AB8 = 1, AB16 = 0 input Y is to be written.

If AB8 = 0 and AB16 = 1 the state is changed, RDIM-H = 0.

The address will be provided to the address counters through the data bus. CLK and RESET are provided by the main system.

2. Microprogram Counter:

This section consists of a 256 bit bipolar PROM (C12) and two synchronous four bit binary counters. The carry-look ahead circuitry of the counters has made it possible to cascade them to get an eight bit synchronous output (C14 & C15). F0, F1 and F2 of the function code will address the PROM. It's output will be an appropriate address to the micro-code memory for executing a specific function. The counters are loaded with this address and as long as MAC is in this routine

MPINC-H (RUN-H) signal (one of the outputs of micro-program memory) enables the counters to increment with \overline{CLK} .

3. Microprogram Memory

The microcode* is stored in four 2048 bit (256x8) bipolar PROMs in order to construct a 256x32 bit memory. Address to this memory is provided by the microprogram counter. The output is used to provide appropriate signals for every function to be executed.

4. Card Decoder

The card decoder is a three to eight line decoder multiplexer (B15). One output is used in each card to indicate if the corresponding card has been selected. The inputs to the card decoder and corresponding pin number in each card are shown below:

<u>AB</u>			<u>AB</u>		<u>pin#</u>	<u>MAC#</u>
<u>23</u>	<u>22</u>	<u>21</u>	<u>19</u>	<u>18</u>		
011			00		7	0
011			01		9	1
011			10		10	2
011			11		11	3

For example, if AB 18 and 19 are 10 then pin number 10 of (B15) in card number 2 will go low.

5. Bus Receiver-drivers

Except for the data bus and the card busy signal, hex-inverter interface elements are used to let a MAC communicate with the system buses. For the data bus and card busy signal Tri-state quad bus transceivers have been used.

* Lists of the microcode are given in Appendix A.

6. Latches

All latches are Hex D-type flip-flops with clear. Four of them (B1 to B4) are used to provide either starting addresses to X, Y and Z memories, when MPLOD-L is low, or to latch the input to the counters, when the data bus carries input data to input memories (MPLOD-L high).

Latches G8 to G12, E5 to E8 and part of E12 are used to provide the outputs of the multiplier chip and Z RAM to the arithmetic logic unit, whenever appropriate. They are controlled by signals provided by the microcodes.

7. Row-counters, Column-counters and Selectors

This circuit is explained for the X input. Similar circuits are used for Y and Z memories.

- (a) If data is to be written in the X input memory, the address will be ready on the address bus and data will be provided by the data bus. In this case, selectors (B5 and B6) will select the address bus as address to the X RAM. This happens when WRIM-L is low. The data on the data bus are now inputs to X and they are prohibited from appearing on inputs of counters (B7 and B8) by MPLOD-L signal being high. Instead, they are read directly from the outputs of Bus-Transceivers into the X RAM. Signals XWREN-L specify whether the data is to be written in X or Y memory.

- (b) If the data is ready in Y and X RAMS and a function is to be performed, MPLOD-L will go low providing a starting address to B7 and B8 counters. WRIM-L will be high so that the output of the counters will address the X-RAM. The counter will count with XLIOD-L signal provided by microcode.
- (c) To read the data out and write it on the data bus, RDIM-L will go low and so will select the address bus as address to the Z RAM. This will provide the 32 bit long output of Z RAM to the bus transceivers A1 to A8. Since TE = RDIM-H is high the outputs will be written on the data bus.

8. Memory

There are three different types of memory used in each card, X, Y and Z, all the memory is made from TTL 256 X 4 bit fully decoded random access memory (93L422). The eight bit address to each of memory is usually treated as two 4 bit fields of row and column address. For example X(7,3) is stored in location 01110011.

(a) X-input memory

This is a 256 X 16 memory. The output is always enabled. The address to it is provided either by the address bus (in write mode when XWREN-L is low), or by the address counters B7 and B8 (when executing a function, XWREN-L is high).

The input to X is provided by the data bus, when it is in read mode.

In this case the following signals are provided:

RDIM-H low

MPLOD-L high B1 to B4 are latched

AB8 = 0 therefore XWREN-L = low

The output of this memory is connected to multiplier chip.

(b) Y - input memory

This 256 X 16 RAM is addressed similar to X input memory. The only difference is that the output enable signal is not held at a fixed level. The multiplier chip MPY-16AJ (F1) receives Y inputs from the same pins where it delivers half of its output. Therefore, a signal called Tril is used to specify if the chip is reading or writing. The inverted Tril-H is used to enable the output of Y memory which is directly connected to multiplier chip. The input to Y is provided by the data bus as it was to X.

(c) Z - output memory

The Z output memory is a 256 X 32 bit random access memory. The address is provided either by the address counters (D7 & D*) when it is in reading mode, or by address bus when it is in write mode. It is in write mode when the write enable signal, ZWREN-L, is low. Its input is the output of arithmetic logic unit. The output enable signal is grounded so the output is always enabled if ZWREN-L is high. The output is provided both to the bus transceivers (A1-A8) and the latches (E5-E8). The latter connects Z output back to the ALU.

9. Multiplier chip MPY-16J

The multiplier chip is a single chip on each MAC. This chip simply multiplies two 16 bit binary numbers and provides a 32 bit long product at its output. This is done in less than 200 n-sec.

In order to save space on the chip, one input shares pins with 16 bits of the output (LSP-out). A signal (TRIL)

controls the flow of the data on these 16 bits. When Tril is high the output of the Y-RAM is provided to the multiplier and the chip will read in the data. When Tril is low the least significant portion of output will be ready at the output. The second input is provided by the X RAM. Every time a multiplication is done the output will go to the arithmetic logic unit for further arithmetic operations. Since the least significant portion of output and the Y input use the same pins, the output may not be directly connected to the arithmetic logic unit. The connection is made through a series of latches. Both multiplier chip and its latches are clocked by (MULAEN-H & MULCLK-H) provided in the microcode. For specifications see Appendix C.

10. Arithmetic Logic Unit

The ALU consists of eight ALU chips and three look-ahead carry generators (74sl01 & 74sl82). These two chips together can perform high speed arithmetic operations. Altogether, it is a 64 bit input-32 bit output ALU with a full carry look-ahead scheme. The inputs are provided by Z-RAM and multiplier chip. This circuit performs 16 binary arithmetic operations, with the functions and modes of operation selected through 5 inputs (one for mode of operation, 4 for function selection), which are provided in microcodes (ALUFO, 1,2,3, and ALUMO and ALUCO). The output is directly connected to the Z-RAM.

For ease of understanding a flow-chart of read and write operations is given in figure 4 and a timing diagram is shown in figure 5.

1. Subroutines

There are four different subroutines considered in a MAC. Every subroutine is called by an appropriate function code. The MAC halts after each operation and is ready for a new command. In the following routines $X(0,0)$, $Y(0,0)$, and $Z(0,0)$ are all offset by the starting address.

2. Vector dot product

The following eight dot products are formed in 6.7 microseconds.

$$Z(0,0) = X(0,0)*Y(0,0)+X(0,1)*Y(1,0)+X(0,2)*Y(2,0)+X(0,3)*Y(3,0)$$

$$Z(1,0) = X(1,0)*Y(0,0)+X(1,1)*Y(1,0)+X(1,2)*Y(2,0)+X(1,3)*Y(3,0)$$

⋮

$$Z(7,0) = X(7,0)*Y(0,0)+X(7,1)*Y(1,0)+X(7,2)*Y(2,0)+X(7,3)*Y(3,0)$$

3. Perspective multiplication

The following sixteen pairs of products are formed in 6.7 microseconds.

$$Z(0,0) = X(0,0)*Y(0,0)$$

$$Z(0,1) = X(0,1)*Y(0,0)$$

$$Z(1,0) = X(1,0)*Y(1,0)$$

$$Z(1,1) = X(1,1)*Y(1,0)$$

-

-

-

$$Z(15,0) = X(15,0)*Y(15,0)$$

$$Z(15,1) = X(15,1)*Y(15,0)$$

4. Weighted Sum

The two following 4 X 4 weighted sums are formed in 6.7 microseconds.

$$Z(0,0) = \sum_{i=0}^3 \sum_{j=0}^3 X(i,j) * Y(i,j)$$

$$Z(1,0) = \sum_{i=0}^3 \sum_{j=0}^3 X(i,j) * Y(i-4,j)$$

5. Vector transformation

A 1X4 transformed matrix is formed by multiplying a 4X4 matrix (transformation matrix) with the 1X4 original vector, in 3.5 microseconds.

$$Z(0,0) = X(0,0) * Y(0,0) + X(0,1) * Y(1,0) + X(0,2) * Y(2,0) + X(0,3) * Y(3,0)$$

$$Z(0,1) = X(0,0) * Y(0,1) + X(0,1) * Y(1,1) + X(0,2) * Y(2,1) + X(0,3) * Y(3,1)$$

⋮

$$Z(0,3) = X(0,0) * Y(0,3) + X(0,1) * Y(1,3) + X(0,2) * Y(2,3) + X(0,3) * Y(3,3)$$

6. Applications

As was previously mentioned one special application of these cards is the real time transformation from figure 1 to figure 2. This is done by transforming starting and ending points of each line in figure 1, using vector transformation routine. Prior to multiplication, a transformation matrix is created by concatenating a rotation matrix (figure 6.a) and a translation matrix (figure 6.b). This multiplication will transfer a point in three dimensional space to another point regarding new location and position of the aircraft. A separate routine is used to create a two-dimensional representation of the scene. Finally, the picture is drawn using a line drawing routine.

Another example, one can use a weighted summing to perform convolution. This can be done by proper selection of $X(0,0)$, $Y(0,0)$, $Z(0,0)$.

IV. References

- [1] S.A. Rajala, Progress Report for NASA-LRC Grant No. NSG-1355, November 1980.
- [2] S.A. Rajala and E.J. Dunning, Progress Report for NASA-LRC Grant No. NSG-1355, December 1979.
- [3] R.W. Stroh and J.N. England, Progress Report for NASA-LRC Grant No. NSG-1355, December 1978.
- [4] J.E. Bresenham, "Algorithm for Computer Control of a Digital Plotter," IBM System J. 4, 1965.




Figure 1- Example of the displayed picture by the system on board.

In this case the aircraft is in proper path for landing.




Figure 2- When the aircraft is not in proper path for landing.





Figure 3- Multiplier Accumulator Card block diagram



TIMING




Figure 5 Timing Diagram

$\begin{matrix} \cos H & \cos B \\ + \\ \sin H & \sin P \\ \sin B \end{matrix}$	$\begin{matrix} -\cos H & \sin B \\ + \\ \sin H & \sin P \\ \cos B \end{matrix}$	$\sin H \cos P$	0
$\cos P \sin B$	$\cos P \cos B$	$-\sin P$	0
$\begin{matrix} -\sin H & \cos B \\ + \\ \cos H & \sin P \\ \sin B \end{matrix}$	$\begin{matrix} \sin H & \sin B \\ + \\ \cos H & \sin P \end{matrix}$	$\cos H \cos P$	0
0	0	0	1

P= Pitch B= Bank H= Heading

Figure 6.a - Rotation matrix

1	0	0	0
0	1	0	0
0	0	1	0
X	Y	Z	1

Figure 6.b - Translation matrix

Appendix B.1
Microcode Table

①

13

MSB

857

512

MSB

857



ORIGINAL PAGE
OF POOR QUALITY

MSB

	RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
--	-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

⑦

	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	
RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	LSB
(1/2D) TRILEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
(1/2D) MULCLKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
(1D) MULA EN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
XLINC-H	0	1	0	0	0	1	0	1	0	1	0	0	0	1	
XLLOD-L	1	1	1	0	1	1	1	1	1	1	1	0	1	1	
XH INC-H	0	0	0	1	0	0	0	0	0	0	0	1	0	0	
XH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
YL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSB
YLLOD-L	1	1	1	0	1	1	1	1	1	1	1	1	0	1	
YH INC-H	0	1	0	0	0	1	0	1	0	1	0	0	0	1	
YH LOD-L	1	1	1	0	1	1	1	1	1	1	1	1	0	1	
ZL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ZLLCD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
ZH INC-H	0	*0	0	*0	0	*0	1	0	0	*0	0	*0	0	*0	
ZH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
(1D) ALUFP	A	1	?	1	1	1	1	0	0	1	1	1	1	1	LSB
(1D) ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D) ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D) ALUF3	1	1	1	1	1	1	0	0	1	1	1	1	1	1	
(1D) ALUCØ-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
(1D) ALUMO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D) ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
(1D) ZLAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0	MSB
RESS	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	

[illegible]

25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

TRANSFORM

MULTIPLIER MICRO CODE FORM

(4)

	RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	LSB
(1/2D)	TRILEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	
(1/2D)	MULCLKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	
(1D)	MULAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	
	XLINC-H	0	1	0	1	0	1	0	1	0	1	0	1	0	
	XLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	
	XHINC-H	0	0	0	0	0	0	0	1	0	0	0	0	0	
	XHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
	YLINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	LSB
	YLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	
	YHINC-H	0	1	0	1	0	1	0	1	0	1	0	1	0	
	YHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	
	ZLINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	
	ZLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	
	ZHINC-H	0	0	1	0	0	0	0	0	0	1	0	0	0	
	ZHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
(1D)	ALUF0	1	1	0	0	1	1	1	1	1	0	0	1	1	LSB
(1D)	ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D)	ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D)	ALUF3	1	1	0	0	1	1	1	1	1	0	0	1	1	
(1D)	ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	1	
(1D)	ALUM0	0	0	0	0	0	0	0	0	0	0	0	0	0	
(1D)	ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0	
(1D)	ZLAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	MSB
RES		5	5E	5F	5G	61	62	63	64	65	66	67	68	69	6A

TRANSFORM

MULTIPLIER
MICRO CODE Form



(5)

(1/2)

(1/2)

(1D)

RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	0
TRILEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULCKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULA EN-H	1	0	1	0	1	0	1	0	1	0	1	0	0
XLINC-H	1	0	0	1	0	1	0	1	0	0	0	0	0
XLLOD-L	1	0	1	1	1	1	1	1	1	1	1	1	0
XH INC-H	0	1	0	0	0	0	0	0	0	0	0	0	0
XHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
YL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0
YLLOD-L	1	0	1	1	1	1	1	1	1	1	1	1	0
YH INC-H	1	0	0	1	0	1	0	1	0	0	0	0	0
YHLOD-L	1	0	1	1	1	1	1	1	1	1	1	1	0
ZL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0
ZLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ZH INC-H	0	0	0	0	1	0	0	0	0	0	0	0	0
ZHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUF0	1	1	1	1	0	0	1	1	1	1	1	1	0
ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF3	1	1	1	1	0	0	1	1	1	1	1	1	0
ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUMO	0	0	0	0	0	0	0	0	0	0	0	0	0
ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0
ZLAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	0

LSB

MSB

LSB

MSB

LSB

MSB

ORIGINAL PAGE IS
OF POOR QUALITY

(5)

(12)

(12)

43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

255

6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77

TRANSFORMATION

[X Y Z W] A =
X₂ Y₂ Z₂ W₂ B

INC + ZC + WD

PTS.
X
HI LO

XFM
Y
HI LO

OUTPUT
Z
HI LO

ALU

LD	LD	LD	LD	LD	LD	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS
INC	LD		LD	LD	INC	XY
	INC		INC			PLUS
	INC		INC			PLUS
	INC		INC			PLUS

STOP



		MICRO CODE Form																
		0				1				2				3				
	RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	LSB	
(1/2D)	TRILEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1		
(1/2D)	MULCKEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1		
(1D)	MULAEN-H	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0		
	XLINC-H	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0		
	XLLOD-L	0	1	1	1	0	1	1	1	0	1	1	1	1	0	1		
	XHINC-H	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1		
	XHLOD-L	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB	
	YLINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSB	
	YLLOD-L	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	YHINC-H	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1		
	YHLOD-L	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	ZLINC-H	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0		
	ZLLOD-L	0	1	1	1	1	1	1	0	1	1	1	1	0	1	1		
	ZHINC-H	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0		
	ZHLOD-L	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB	
(1D)	ALUF0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSB	
(1D)	ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
(1D)	ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
(1D)	ALUF3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
(1D)	ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
(1D)	ALUM0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
(1D)	ZWRITE-H	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1		
(1D)	ZLAEN-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB	
	DESS	78	79	7A	7B	7C	7D	7E	7F	80	81	82	83	84				

PERSPECTIVE

MULTIPLIER
MICRO CODE Form

(2)

RUN-H

ORIGINAL PAGE IS
OF POOR QUALITY

LSB

(1/2) TRIEN-H

(1/2) MULCKEN-H

(1) MULA EN-H

XLINC-H

XLLOD-L

XH INC-H

XHLGD-L

YL INC-H

YLLOD-L

YH INC-H

YHLOD-L

ZL INC-H

ZLLOD-L

ZH INC-H

ZHLOD-L

MSB

LSB

MSB

(1) ALUF0

(1) ALUF1

(1) ALUF2

(1) ALUF3

(1) ALUC0-L

(1) ALUMO

(1) ZWRITE-H

(1) ZLAEN-H

MSB

DEFS

85

86

87

88

89

8A

8B

8C

8D

8E

8F

90

91

92

PERSPECTIVE

MULTIPLIER

CODE Form

(3)

RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	LSB
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1/2D) TRIEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	MSB
----------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1/2D) MULCKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	MSB
------------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) MULA EN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0	MSB
----------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

XLINC-H	0	0	0	1	0	0	0	1	0	0	0	1	0	0	MSB
---------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

XL0D-L	1	0	1	1	1	0	1	1	1	0	1	1	1	0	MSB
--------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

XH INC-H	0	1	0	0	0	1	0	0	0	1	0	0	0	1	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

XH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

YL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

YL0D-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
--------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

YH INC-H	0	1	0	0	0	1	0	0	0	1	0	0	0	1	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

YH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

ZL INC-H	0	0	1	0	0	0	1	0	0	0	1	0	0	0	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

ZL0D-L	0	1	1	1	0	1	1	1	0	1	1	1	0	1	MSB
--------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

ZH INC-H	1	0	0	0	1	0	0	0	1	0	0	0	1	0	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

ZH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALUF0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALUF3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	MSB
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ALU MO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
-------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1	MSB
---------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

(1D) ZLAEN-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSB
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-----

DRESS

93

94

95

96

97

98

99

9A

9B

9C

9D

9E

9F

100

A00

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

MSB

MSB

LSB

LSB

MSB

LSB

PERSPECTIVE

14 MULTIFLIER FORM MICRO CODE

5

(1/2)
(1/2)
(1D)

RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	0
TRILEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULCLKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1
XLINC-H	0	0	0	1	0	0	0	1	0	0	0	0	0
XLLOD-L	1	0	1	1	1	0	1	1	1	1	1	1	0
XHINC-H	0	1	0	0	0	1	0	0	0	0	0	0	0
XHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
YLINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0
YLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
YHINC-H	0	1	0	0	0	1	0	0	0	0	0	0	0
YHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ZLINC-H	0	0	1	0	0	0	1	0	0	0	1	0	0
ZLLOD-L	0	1	1	1	0	1	1	1	0	1	1	1	0
ZHINC-H	1	0	0	0	1	0	0	0	1	0	0	0	0
ZHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUF0	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF3	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUM0	0	0	0	0	0	0	0	0	0	0	0	0	0
ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0
ZLAEN-H	0	0	0	0	0	0	0	0	0	0	0	0	0
DECS	AF	B0	B1	B2	B3	B4	B5	B6	B7	B8	B9	CA	CB

LSB

MSB

LSB

MSB

LSB


MSB

ORIGINAL PAGE
OF POOR QUALITY

PERSPECTIVE

xy
xy
xy

zzz

X		Y		Z		ALU
HI	LO	HI	LO	HI	LO	XY
LD	LD	LD	LD	LD	LD	
INC	INC	INC		INC	INC	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	
INC	LD	INC		INC	LD	

STOP

EVALUATION

MULTIPLIER
MICRO CODE

F = 25

①

Selector Signals of 74163

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472
--	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

EVALUATION

MULTIPLIER
MICRO CODE

2

3

(2)

43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1
(1/2D) TRIEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1
(1/2D) MULCKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1
(1D) MULA EN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0
XLINC-H	0	1	0	0	0	1	0	1	0	1	0	0	0	1
XLLOD-L	1	1	1	0	1	1	1	1	1	1	1	0	1	1
XH INC-H	0	0	0	1	0	0	0	0	0	0	0	1	0	0
XH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
YL INC-H	0	1	0	0	0	1	0	1	0	1	0	0	0	1
YLLOD-L	1	1	1	0	1	1	1	1	1	1	1	0	1	1
YH INC-H	0	0	0	1	0	0	0	0	0	0	0	1	0	0
YH LOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ZL INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ZLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ZH INC-H	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ZHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
(1D) ALUF0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
(1D) ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(1D) ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(1D) ALUF3	1	1	1	1	1	1	1	1	1	1	1	1	1	1
(1D) ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
(1D) ALUMO	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(1D) ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0	1
(1D) ZLAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1	0

LSB

MSB

LSB

MSB

LSB

MSB

255

CA CB CC CD CE CF 205 D0 D1 D2 D3 D4 D5 D6

INITIALIZATION

MULTIPLIER
MICROCODE FACH

7

↓

LSB

MSB

LSB

MSB

LSB

MSB

RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	0
TRILEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULCLKEN-H	0	1	0	1	0	1	0	1	0	1	0	1	0
MULAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1
XLINC-H	0	0	0	1	0	1	0	1	0	0	0	0	0
XLLOD-L	1	0	1	1	1	1	1	1	1	1	1	1	0
XHINC-H	0	1	0	0	0	0	0	0	0	0	0	0	0
XHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
YLINC-H	0	0	0	1	0	1	0	1	0	0	0	0	0
YLLOD-L	1	0	1	1	1	1	1	1	1	1	1	1	0
YHINC-H	0	1	0	0	0	0	0	0	0	0	0	0	0
YHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ZLINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0
ZLLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ZHINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0
ZHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUF0	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUF1	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF2	0	0	0	0	0	0	0	0	0	0	0	0	0
ALUF3	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUC0-L	1	1	1	1	1	1	1	1	1	1	1	1	0
ALUM0	0	0	0	0	0	0	0	0	0	0	0	0	0
ZWRITE-H	0	1	0	1	0	1	0	1	0	1	0	1	0
ZLAEN-H	1	0	1	0	1	0	1	0	1	0	1	0	0
F3	F3	F4	F5	F6	F7	F8	F9	FA	FB	FC	FD	FE	FF

ORIGINAL PAGE (L)
POOR QUALITY

ALLOCATION

MULTIPLIER
MICRO CODE

4 FOCm

5

(5)

(1/2D)

(1/2D)

(1D)

LSB

MSB

LSB

MSB

LSB

MSB

RUN-H

TRILEN-H

MULCLKEN-H

MULA EN-H

XLINC-H

XLLOD-L

XH INC-H

XH LOD-L

YL INC-H

YLLOD-L

YH INC-H

YH LOD-L

ZL INC-H

ZLLOD-L

ZH INC-H

ZHLOD-L

(1D) ALUF0

(1D) ALUF1

(1D) ALUF2

(1D) ALUF3

(1D) ALUC0-L

(1D) ALUMO

(1D) ZWRITE-H

(1D) ZLAEN-H

ORIGINAL PAGE IS
OF POOR QUALITY

A

B

C

D

E

F

G

H

I

J

K

L

M

①

50

4x4 TILFINSFORM

MULTIPLIER
MICRO (FOCM)

(2)

4x4 TILFINSFORM
MULTIPLIER
MICRO (FOCM)

(1/2D)
(1/2D)
(1D)

LSB

MSB

LSB

MSB

LSB

MSB

(D13)

(F13)

(G13)

RUN-H

TRILEN-H

MULCKEN-H

MULAKEN-H

XLINC-H

XLLOD-L

XH INC-H

XHLOD-L

YL INC-H

YLLOD-L

YH INC-H

YHLOD-L

ZL INC-H

ZLLOD-L

ZH INC-H

ZHLOD-L

ALUF0

ALUF1

ALUF2

ALUF3

ALUC0-L

ALUMO

ZWRITE-H

ZLAEN-H

DEFS

1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	0	1	0	1	0	1	0	1	0	1	0
1	0	1	0	1	0	1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1	0	1	0	1	0	1
1	0	0	0	1	0	1	0	1	0	0	0	0	1
1	1	0	1	1	1	1	1	1	1	1	0	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	1	0	1	0	1	0	0	1
1	1	0	1	1	1	1	1	1	1	1	0	1	1
0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	0	1	0	1	0	1	0	1	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	0	1	0	1	0	1	0	1	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1	0	1	0	1	0	1

1E 1F 20 21 22 23 24 25 26 27 28 29 2A

4/4 TRANSFORM

MULTIPLIER
MICRO CODE F1

RUN-H

(1/2) TRILEN-H

(1/2) MULCLKEN-H

(1D) MULAEN-H

XLINC-H

XLLOD-L

XHINC-H

XHLOD-L

YLINC-H

YLLOD-L

YHINC-H

YHLOD-L

ZLINC-H

ZLLOD-L

ZHINC-H

ZHLOD-L

(1D) ALUF0

(1D) ALUF1

(1D) ALUF2

(1D) ALUF3

(1D) ALUC0-L

(1D) ALUM0

(1D) ZWRITE-H

(1D) ZLAEN-H

ADDRESS

2B

2C

2D

2E

2F

30

31

32

33

LSB

MSB

LSB

MSB

LSB

MSB

ORIGINAL PAGE IS
OF POOR QUALITY

HI	LOW	HI	LOW	HI	LOW	
LD	LD	LD	LD	LD	LD	XY
-	INC	INC	-	-	-	ADD
-	INC	INC	-	-	-	ADD
-	INC	INC	-	-	-	ADD

—	LD	LD	INC	—	INC	XY
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD

—	LD	LD	INC	—	INC	XY
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD

—	LD	LD	INC	—	INC	XY
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD
—	INC	INC	—	—	—	ADD

32+ LOLS

Appendix B.2
Multiplier Chip Specification

16 x 16 BIT PARALLEL MULTIPLIER

See Electronic Design 14, Sept. 13, 1978 p. 98

TRW also has applications notes on this device also -




Figure 1. Timing Diagram




Figure 2. Input/Output Schematics




Figure 3. Output Delay Versus Temperature




Figure 4. Three State Delay Versus Temperature




Figure 5 Multiply Time Versus Temperature




Figure 6. Test Loads for Delay Measurements




Figure 7. T_{ambient} Versus T_{case}




Figure 8. I_{cc} versus T_{case}

absolute maximum ratings over operating temperature range

Supply voltage	-.0.5 to 7.0 V
Input voltage	0 to 5.5 V
Output voltage	0 to 5.5 V
Operating temperature range: MPY-16AJ (T_{ambient})	0°C to 70°C
MPY-16AJ (T_{case})	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Lead temperature (10 seconds)	300°C
Junction temperature	175°C

recommended operating conditions

	MPY-16AJ			MPY-16AJ-M			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5.0	5.5	4.5	5.0	5.5	V
Clock pulse width (measured at 1.5 V level)	20			20			ns
Input register setup time, t_s (see Figure 1)	-5.0			-5.0			ns
Input register hold time, t_H (see Figure 1)	20			20			ns
Operating ambient temperature (see Note 1)	0		70	-55		125	°C




NOTES: 1. MPY-16AJ: T_{ambient} ; MPY-16AJ-M: T_{case}

electrical characteristics over recommended temperature range

PARAMETER	TEST CONDITIONS	MPY-16AJ			MPY-16AJ-M			UNIT
		MIN	TYP ¹	MAX	MIN	TYP ¹	MAX	
V_{IH} High-level input voltage		2.0			2.0			V
V_{IL} Low-level input voltage				0.8			0.8	V
V_{OH} High-level output voltage	$V_{\text{CC}} = \text{NOM}$, $I_{\text{OH}} = -0.4 \text{ mA}$	2.4	3.2		2.4	3.2		V
V_{OL} Low-level output voltage	$V_{\text{CC}} = \text{MIN}$, $I_{\text{OL}} = 4.0 \text{ mA}$		0.3	0.5		0.3	0.5	V
I_{IH} High-level input current	$V_{\text{CC}} = \text{MAX}$, $V_{\text{IH}} = 2.4$			75			80	μA
I_{IL} Low-level input current	$V_{\text{CC}} = \text{MAX}$, $V_{\text{IL}} = 0.4$			-0.75			-1.0	mA
I_{CC} Supply current	$V_{\text{CC}} = \text{NOM}$		800	1000		800	1200	mA

¹ At $T_{\text{ambient}} = 25^\circ\text{C}$, $V_{\text{CC}} = \text{NOM}$.switching characteristics, $V_{\text{CC}} = 5.0$, $T_A = 25^\circ\text{C}$ (see Figure 1)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multiply time, input register clock To output register clock, t_m	See Figure 5		160	200	ns
Output delay t_D	Load 1, see Figures 3, 6		40	50	ns
Three state output delay Output enable Output disable	Load 2, see Figures 4, 6		40	50	ns
	Load 2, see Figures 4, 6		30	40	ns



(DIMENSIONS IN INCHES)

NOTE: ALL V_{CC} AND GND PINS MUST BE CONNECTED

LOGICAL BLOCK



CONTROLS

CLK X, X_{IN} REGISTER CLOCK

CLK Y, Y_{IN} REGISTER CLOCK

CLK L, LSP REGISTER CLOCK

CLK M, MSP REGISTER CLOCK

TRIL, LSP THREE STATE CONTROL


TRIM, MSP THREE STATE CONTROL

RND, ADDS 2⁻¹⁶ TO PRODUCT
(FRACTIONAL 2'S COMPLEMENT FIELD-
SEE PAGE 13 FOR I/O FORMAT)

TYPICAL OPERATING SEQUENCE (3 PORT)

1. LOAD 16-BIT MULTIPLIER (n_0) AND 16-BIT MULTIPLICAND (m_0) INTO X AND Y INPUT REGISTERS, RESPECTIVELY. SIMULTANEOUSLY LOAD OUTPUT REGISTERS WITH THE PRODUCT OF TWO PREVIOUS OPERANDS, n_{-1} AND m_{-1} .
2. WAIT FOR COMPLETION OF $n_0 \cdot m_0$ MULTIPLICATION. READ PRODUCT OF PREVIOUS OPERANDS.
3. LOAD MSP AND LSP OUTPUT REGISTERS WITH PRODUCT OF n_0 AND m_0 . SIMULTANEOUSLY LOAD INPUT REGISTERS WITH n_1 AND m_1 .
4. READ PRODUCT OF n_0 AND m_0 .

NOTE: TRIM = RND = 0 DURING ABOVE SEQUENCE.



INPUT/OUTPUT FORMAT FOR FRACTIONAL 2'S COMPLEMENT FIELD

X_{IN}							Y_{IN}								
X SGN	X_1	X_2	X_3		X_{13}	X_{14}	X_{15}	Y SGN	Y_1	Y_2	Y_3		Y_{13}	Y_{14}	Y_{15}
	2^{-1}	2^{-2}	2^{-3}		2^{-13}	2^{-14}	2^{-15}		2^{-1}	2^{-2}	2^{-3}		2^{-13}	2^{-14}	2^{-15}
									2^{-16}	2^{-17}	2^{-18}		2^{-28}	2^{-29}	2^{-30}
PR SGN	PR_1	PR_2	PR_3		PR_{13}	PR_{14}	PR_{15}	PR SGN	PR_{16}	PR_{17}	PR_{18}		PR_{28}	PR_{29}	PR_{30}
MSP							LSP								

$$X = -1 \cdot X_{SIGN} + \sum_{n=1}^{15} X_n 2^{-n}$$

$$PR = -1 \cdot PR_{SIGN} + \sum_{n=1}^{30} PR_n 2^{-n}$$

THE RESULTING VALUES FOR X AND PR GIVEN IN THE ABOVE EVALUATIONS (Y IS EXPRESSED IN THE SAME MANNER AS X) ARE IN FRACTIONAL 2'S COMPLEMENT FORMAT. THE VALUE FOR THE SIGN VARIABLE IS 0 FOR POSITIVE OR ZERO NUMBERS AND 1 FOR NEGATIVE NUMBERS.

AN OVERFLOW OCCURS IN THE ATTEMPTED MULTIPLICATION OF THE 2'S COMPLEMENT NUMBER 10000 (-1 BASE 10) WITH ITSELF, YIELDING A RESULT OF THE SAME NUMBER, I.E.



$$(-1)_{10} \cdot (-1)_{10} = (-1)_{10}$$

THE PRODUCT SIGN BIT IS AVAILABLE REDUNDANTLY AS THE MSB OF BOTH THE MSP AND LSP WORDS

64 LEAD FLAT PACKAGE INFORMATION

(NOT AVAILABLE FOR MPY-8)

FLAT PACK OPERATIONAL TEMPERATURE RANGE: MPY-12A, MPY-16A 0°C TO 70°C AMBIENT
WITH θ_{C-A} OF 8°C/W PROVIDED BY THE USER



(DIMENSIONS IN INCHES)

MPY-12A

Pin	Out		
1	GND	33	N.C.
2	GND	34	X11
3	GND	35	10
4	SGN MSP	36	09
5	PR01	37	08
6	02	38	07
7	03	39	06
8	04	40	05
9	05	41	04
10	06	42	03
11	07	43	02
12	08	44	01
13	09	45	XSGN
14	10	46	CLKX
15	11	47	CLKY
16	CLK MSP	48	RND
17	CLK LSP	49	Y11
18	TRIM	50	10
19	TRIL	51	09
20	SGN LSP	52	08
21	PR12	53	07
22	13	54	06
23	14	55	+VCC
24	15	56	+VCC
25	16	57	+VCC
26	17	58	Y05
27	18	59	04
28	19	60	03
29	20	61	02
30	21	62	01
31	22	63	YSGN
32	N.C.	64	GND

MPY-16A

Pin	Out		
1	PRSGN	33	CLKY
2	PR01	34	CLKL
3	02	35	TRIL
4	03	36	X15
5	04	37	X14
6	05	38	13
7	06	39	12
8	07	40	11
9	08	41	10
10	09	42	09
11	10	43	08
12	11	44	07
13	12	45	06
14	13	46	05
15	14	47	04
16	15	48	03
17	PRSGN, YSGN	49	02
18	PR16, Y01	50	01
19	17, 02	51	XSGN
20	18, 03	52	CLKX
21	19, 04	53	RND
22	20, 05	54	+VCC
23	21, 06	55	GND
24	22, 07	56	GND
25	23, 08	57	+VCC
26	24, 09	58	+VCC
27	25, 10	59	GND
28	26, 11	60	GND
29	27, 12	61	GND
30	28, 13	62	+VCC
31	29, 14	63	TRIM
32	PR30, Y15	64	CLKM

Notes:

1. Top View Pin Index Number
2. Unit Identification
3. All V_{CC} and GND must be externally connected

For an N bit binary number, the Two's Complement range extends from $2^{N-1}-1$ through $2^{N-1}+1$ for integers and 1 through $1-2^{-(N-1)}$ for fractions. The complete range for the example of $N = 4$ is given in Figure 1.

4-Bit Two's Complement Number				Base 10 Number	
Sign Bit (MSB)			LSB	Integer	Fraction
0	1	1	1	+7	+7/8
0	1	1	0	+6	+6/8
0	1	0	1	+5	+5/8
0	1	0	0	+4	+4/8
0	0	1	1	+3	+3/8
0	0	1	0	+2	+2/8
0	0	0	1	+1	+1/8
0	0	0	0	0	0
1	1	1	1	-1	-1/8
1	1	1	0	-2	-2/8
1	1	0	1	-3	-3/8
1	1	0	0	-4	-4/8
1	0	1	1	-5	-5/8
1	0	1	0	-6	-6/8
1	0	0	1	-7	-7/8
1	0	0	0	-8	-8/8

Figure 1. 4-Bit Two's Complement Range

Two's complement notation is especially useful to many computer systems. It offers the advantage of having only a single representation for the number zero, as opposed to two for sign-magnitude and one's complement systems. Additionally, it precludes the use of "subtractors" — positive or negative numbers may be added to one another without any regard for the sign of the numbers: the result will always be correct in two's complement notation.

Although positive number representation is the same for both sign-magnitude and two's complement, negative numbers are determined by the following equation:

$$(\text{Two's Complement}) = 2^N - |X|$$

where $|X|$ is the magnitude of the desired negative number and N is the total number of bits used in the two's complement field, including the sign bit, for integers ($N = 1$ for fractions).

Although the preceding might seem to be a cumbersome function one must perform before every negation, it turns out that it is easily implemented with hardware. The equivalent of the above equation in hardware is simply the inversion of all bits of $|X|$, including the sign bit, plus the addition of binary '1' to the LSB. The same procedure reapplied to the two's complement number yields $|X|$. Inversion is quite straightforward and the addition can generally be performed with the typically unused Carry-In input in the LSB adder.

FRACTIONAL/INTEGER MULTIPLICATION

The MPY-Series multipliers may be used in either a fractional or integer mode — the difference is conceptual. For example, using a 4-bit case, the multiplier does not know (or care) whether it is performing the multiplication $6 \times (-2) = -12$ or $(6/8) \times (-2/8) = -12/64$: the input and output binary fields will be the same. Fractional multiplication (using fields as defined in the previous specifications) offers the advantage of more convenient single precision usage. The MSB is that which is closest to the binary point in fractional representation (the LSB for integer representation). The fractional notation is additionally the most convenient when implementing a floating point multiplication system.

TRW RESERVES THE RIGHT TO CHANGE PRODUCTS AND SPECIFICATIONS WITHOUT NOTICE. THIS INFORMATION DOES NOT CONVEY ANY LICENSE UNDER PATENT RIGHTS OF TRW INC. OR OTHERS.